Optimizing the stack-up structure of high-layer-count PCBs is a key step in enhancing overall performance. The following explains the optimization strategies and cases based on four core objectives: signal integrity, power integrity, electromagnetic compatibility, and thermal performance.
I. Signal Integrity Optimization
- Tight Coupling Between Signal Layers and Reference Planes
- Strategy: Place high-speed signal layers (e.g., differential pairs, single-ended signals) adjacent to reference planes (GND or PWR) to minimize return path length, reduce crosstalk and radiation.
- Case:
- Typical 8-layer stack-up: TOP-GND-SIG1-PWR-SIG2-GND-SIG3-BOTTOM, where SIG1 and SIG2 are high-speed signal layers referenced by GND and PWR respectively.
- If a signal layer is more than one layer away from a reference plane (e.g., SIG1 separated from GND by PWR), increase decoupling capacitor density.
- Symmetry in Differential Pair Routing
- Strategy: Differential pairs must be routed on the same signal layer with equal length, width, and spacing, with continuous reference planes.
- Optimization: Assign independent signal layers for differential pairs in the stack-up to avoid crossover with other signals.
- Avoid Signal Crossovers Over Plane Splits
- Strategy: Signal layers must avoid crossing split regions of power or ground planes. If unavoidable, use 0Ω resistors or ferrite beads to bridge.
- Example: If PWR layer is split into 3V and 1.8V regions, high-speed signals should not cross the split line.
II. Power Integrity Optimization
- Paired Configuration of Power and Ground Planes
- Strategy: Each power plane (PWR) should be adjacent to a ground plane (GND) to form a low-impedance return loop.
- Case:
- 10-layer stack-up: TOP-GND-SIG1-PWR1-GND-PWR2-SIG2-GND-SIG3-BOTTOM, with PWR1 and PWR2 paired with GND to reduce power noise.
- Placement of Decoupling Capacitors
- Strategy: Place decoupling capacitors near the power entry and chip power pins; keep the path from capacitor pins to power/ground planes as short as possible.
- Optimization: Reserve adjacent PWR and GND layers in the stack-up for easy connection between capacitor pads and planes.
- Management of Power Plane Splitting
- Strategy: If power plane splitting is necessary, split lines should be perpendicular to signal traces to avoid parallel routing.
- Example: When PWR layer is split into 5V and 12V, split lines should be perpendicular to signal trace direction.
III. Electromagnetic Compatibility Optimization
- Shielding Layer Design
- Strategy: Add complete ground planes outside sensitive signal layers (e.g., clock, RF) to form a Faraday cage effect.
- Case:
- 12-layer stack-up: TOP-GND-SIG1-PWR1-GND-SIG2-PWR2-GND-SIG3-PWR3-GND-BOTTOM, where SIG2 is a sensitive signal layer with GND planes on both sides.
- Reduction of Interlayer Coupling
- Strategy: Isolate high-speed signal layers from low-speed signal layers using ground planes to prevent crosstalk.
- Optimization: Alternate signal and reference planes in the stack-up, e.g., SIG-GND-SIG-PWR.
- Control of Interlayer Dielectric Thickness
- Strategy: Reduce dielectric thickness between signal and reference planes (e.g., using thin core boards) to lower characteristic impedance and reduce radiation.
- Example: Reducing dielectric thickness from 2mm to 0.1mm can lower characteristic impedance by about 5Ω.
IV. Thermal Performance Optimization
- Increase Inner Layer Copper Thickness
- Strategy: Increase copper thickness (e.g., 2oz) in inner layers of high-power areas (e.g., power modules, processors) to improve heat dissipation.
- Optimization: Allocate continuous copper layers to high-power areas in the stack-up and connect them to ground planes.
- Thermal Via Design
- Strategy: Place thermal via arrays below heat-generating components to transfer heat to inner copper layers or backside heat sinks.
- Example: Thermal via diameter 3mm, spacing 1.0mm; density determined by power consumption.
- Thermal Layer Configuration
- Strategy: Add independent thermal layers (e.g., copper foil layers) in the stack-up, connected to the enclosure with thermal interface material.
- Case: 14-layer stack-up: TOP-GND-SIG1-PWR1-GND-HEAT-PWR2-GND-SIG2-PWR3-GND-SIG3-HEAT-BOTTOM, where HEAT layers are dedicated for thermal dissipation.
V. Stack-Up Optimization Case Studies
| Layer Count | Typical Stackup Structure | Optimization Goals |
|---|---|---|
| 8 Layers | TOP–GND–SIG1–PWR–SIG2–GND–SIG3–BOTTOM | High-speed signal integrity, power integrity |
| 10 Layers | TOP–GND–SIG1–PWR1–GND–PWR2–SIG2–GND–SIG3–BOTTOM | Differential pair routing, power noise suppression |
| 12 Layers | TOP–GND–SIG1–PWR1–GND–SIG2–PWR2–GND–SIG3–PWR3–GND–BOTTOM | Electromagnetic shielding, multiple power domain isolation |
| 14 Layers | TOP–GND–SIG1–PWR1–GND–HEAT–PWR2–GND–SIG2–PWR3–GND–SIG3–HEAT–BOTTOM | High thermal demand, signal integrity |
VI. Summary
- Signal Integrity: Prioritize tight coupling between signal layers and reference planes; ensure symmetrical differential pair routing.
- Power Integrity: Pair power and ground planes, manage plane splitting, and add decoupling capacitors.
- EMC: Use shielding layers and interlayer isolation to reduce radiation; control dielectric thickness.
- Thermal Performance: Increase copper thickness, design thermal vias, and configure thermal layers.
By applying the above strategies, the performance of high-layer-count PCBs can be significantly improved to meet the demands of high speed, high density, and high reliability.
Disclaimer:
- This channel does not make any representations or warranties regarding the availability, accuracy, timeliness, effectiveness, or completeness of any information posted. It hereby disclaims any liability or consequences arising from the use of the information.
- This channel is non-commercial and non-profit. The re-posted content does not signify endorsement of its views or responsibility for its authenticity. It does not intend to constitute any other guidance. This channel is not liable for any inaccuracies or errors in the re-posted or published information, directly or indirectly.
- Some data, materials, text, images, etc., used in this channel are sourced from the internet, and all reposts are duly credited to their sources. If you discover any work that infringes on your intellectual property rights or personal legal interests, please contact us, and we will promptly modify or remove it.